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Abstract
This work focusses on the design of a low power RF receiver front-end circuit for use in wireless
sensor nodes. Wireless sensor nodes must generally be maintenance proof and thus they must be
energy autonomous. This imposes a requirement for them to be able to scavenge energy from energy
harvesters like solar panels and piezo-generators. Therefore, the RF transceiver, which is the largest
consumer of the available power, must be a low power system. This is the impetus behind this project
and the study undertaken herein.
The report summarizes the state-of-the-art topologies in RF receiver front-ends targeted at sensor
nodes or similar applications, comparing them on various performance parameters, especially power
consumption. Of these, a particularly attractive topology, the LMV Cell (LNA, Mixer and VCO) is
analyzed further.
The design of the LNA and the oscillator are studied separately with respect to optimizing them as
constituents of the LMV cell. Consequently, a unified design methodology for co-designing the LNA
and the oscillator is chalked out.
1
Chapter 1
Introduction
1.1 Wireless Sensor Nodes
These days wireless sensor networks are being deployed in a multitude of applications like vital-health
sign monitoring in hospital environments, monitoring of stresses and strains in buildings and bridges,
monitoring of ocean resources, plant monitoring in agricultural environments, rainfall monitoring in
tropical rainforests, etc. As the name implies, a Wireless Sensor Network is a collection of sensor
nodes that are deployed over an area to monitor the sensors’ local environment. The sensor nodes
communicate amongst each other as well as with a base station for relaying the data wirelessly.
In typical applications of sensor networks as listed above, the sensors are deployed in hard to reach
areas. This dictates the requirement for the nodes to be maintenance-free. They should be able to last
their expected lifetime without any need for a battery replacement, i.e., they should be energetically
autonomous [1]. Since the radio transceivers are the biggest consumers of power in a given application,
the requirement for the sensor nodes to be energetically autonomous provides an impetus to design
low-power circuit architectures.
1.2 Low-Power Design for Wireless Sensors
Wireless sensor applications are low data rate (less than 2 Mbps), low power and short range(10-
50m). Power-conscious design for such applications must necessarily involve optimization at all layers
of from the transaction layer to the MAC and ultimately the physical layer. Designers have to adopt a
hardware software co-design approach, optimizing the communication protocols while at the same time
designing and optimizing low-power radio circuits. However, in the present context we will discuss
only the issues pertaining to circuit design.
In general, RF circuit design involves tradeoffs between various conflicting performance requirements
like low power, low noise, high linearity, high gain etc. These are summarized in the “RF design
hexagon” shown in figure 1.1. The fundamental limits on power dissipation in a wireless receiver are
imposed by the following:
• Noise
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Figure 1.1: RF design tradeoffs [2]
• Gain
• Linearity
• Spurious Free Dynamic Range- The spurious free dynamic range(SFDR) is a measure of the limits
on allowable signal amplitudes set by noise and linearity. Thus it governs the sensitivity of the
receiver. A system employing very low-power receivers must relax requirements on dynamic
range or must operate at low data rates [5].
• Q of passive components
Because of these tradeoffs between higher performance and low power consumption certain choices
must be made regarding the kind of architecture to be used, the operating frequency within the
limitations imposed by the process technology to achieve a reasonable performance. For example,
with Direct Conversion architectures reduced component count can be achieved, that too without the
need for high-Q components. However, at the same time they suffer from higher 1/f noise and DC
offset problem. Low-IF architectures overcome these problems but require higher order filters, thus
increasing power consumption. A careful frequency selection should be done to ensure reasonably low
power operation.
1.3 State-Of-The-Art
In this section a summary of the state-of-the-art in low-power RF transciver circuit design is pre-
sented. It must be remarked here that it is difficult to compare the various circuits because due to the
lack of a standard way of specifying performance under same operating conditions.
Out of the topologies presented in Table 1.1 the one presented in the first column [6] has been
selected a subject of further study in this project. This topology distinguishes itself in that it presents
a current reuse methodology in a novel architecture that combines LNA, Mixer and VCO in a single
stacked structure. This seems attractive from the power consumption point of view and a suitable
candidate for further analysis.
3
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Table 1.1: Comparison of State-Of-The-Art Front-Ends
[6] [7] [1] [8] [9]
Type Low-IF Direct Direct No-Phase Superhet
Conversion Conversion detection
Power Consumption [mW] 11 0.8 1.8 0.5-2.5 1.8
Supply Voltage [V] 1.2 1.0 0.9 NA 1.8
Process [µm] 0.13 0.18 0.18 0.18 0.18
Sensitivity [dBm] NA -95 -105 -65 to -37 NA
Frequency 2.4 GHz 434 MHz 433/868 MHz 916.5 MHz 2.4 GHz
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Chapter 2
Receiver Architecture
In this chapter we discuss the architecture of the LMV. Our discussion here will mostly follow [6].
The LMV cell is a new RF front-end receiver topology which shares the same bias current and the
same devices among by merging LNA, mixer and VCO into a single stage. Thus a single structure
performs amplification, mixing and LO generation.
A cross coupled LC tank oscillator intrinsically performs mixing functionality since the cross coupled
transistors downconvert the RF signal in the bias current. Sensing the downconverted signal at the
VCO output degrades the oscillator phase noise [6]; the bias current generator is thus split into two
transistors substituting the short at sources of the oscillator transistors with a capacitor that acts as
a short at RF but as a high impedance at IF/DC (figure 2.1). This enables the downconverted output
to be sensed at the sources of the oscillator transistors. Since the capacitor between the sources of
these transistors degenerates them, its value must satisfy
2pifLOCdiff >> Gm1,2 (2.1)
so as not to reduce the loop gain significantly.
This structure is called the Bias Splitting Self Oscillating Mixer. The operation can be easily
understood by considering half LO period in which the signal coming from M0a flows through the
bias transistor M0a and through M1, while the signal through M0b flows through the load and M1.
Similarly, in the second half of the LO cycle the current through M0a flows through the load. Thus,
the RF current is effectively multiplied by a square wave and sensed at the load.
The ideal conversion gain of the bias splitting SOM is only 1/pi, since only half of the total RF current
flows through the load. This gain can be doubled by introducing an additional switching pair between
the input trasnconductor and cross coupled pair, as shown in Figure 2.2. The additional transistors
M3 and M4 are driven by the LO in opposite phase than M1,M2. This causes all the RF current to
flow through the load thereby increasing the conversion gain to 2/pi. The input trasnconductor can be
modified into an LNA (inductively degenerated common-source) so that the complete structure works
as single stage LNA, mixer and VCO, thus the structure is called LMV cell.
We will study the design on the individual constituents of the receiver in the subsequent chapters
with an aim of designing an optimum receiver for use in the wireless sensor applications.
5
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Figure 2.1: Bias splitting self oscillating mixer
Figure 2.2: The LMV cell
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Chapter 3
Receiver Design
In this chapter we will study the design of the two constituents of the receiver- the LNA and the
oscillator. We will analyze the designs with respect to optimizing various parameters with an aim of
coming up with a design methodology.
3.1 LNA Analysis and Design
3.1.1 Design Considerations
The low-noise amplifier (LNA) is typically the first stage in a receiver. As its name suggests the LNA
provides the gain while adding minimum noise and distortion itself. Generally, it must also present a
specific input impedance (typically 50Ω) for maximum power transfer from the previous stage which
would be an antenna or a passive filter.
Impedance Matching Impedance Matching is essential in RF front-end circuit design to maximize
the power transfer between the source and the load. Since, the received signal levels are quite small,
it is imperative that the maximum power be delivered to the subsequent stages in the receiver chain.
The input impedance of a MOS transistor is inherently capacitive and hence it difficult to provide a
50Ω resistive match. Several topologies are possible to achieve the same [3]. These include
1. using a resistive termination across the input terminals of a common-source amplifier,
2. shunt-series feedback amplifier,
3. using the 1/gm resistance of a common-gate amplifier and
4. inductively degenerated common-source amplifier.
Of these, the first two suffer from degraded noise figures due to the additional noise introduced by the
resistors in the signal path. The last two will be studied in 3.1.2 as possible alternatives for use in the
receiver.
Noise Noise is one of the most important design parameters in RF design since it imposes the limits
on the receiver sensitivity. Depending on the origin of noise, it can be classified into various types:
7
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Thermal: Random voltage generated due to thermally agitated carriers. It is characterized by Tem-
perature T and noise bandwidth B.
Flicker: This is also called the 1/f noise because its power spectral density is an inverse function of
the frequency. The origin of this type of noise is still not well defined.
Shot: This type of noise arises when there is a charge flow across a potential barrier. It is characterized
by the DC current IDC through a device and the noise bandwidth B.
A more detailed theory about these types of noise can be found in [3]. We will discuss more about the
Thermal noise in MOS transistors in the context of LNA Design in section 3.1.3. An important figure
of merit to characterize the noise performance of a system is called Noise Factor, F.
F , total output noise power
output noise due to input source
(3.1)
Gain The LNA needs to provide sufficient gain not only to amplify the feeble input signal but also
to reduce the input referred noise of the subsequent stages of the receiver. This follows from the Friis
formula:
Ftotal = F1 +
F2 − 1
G1
+
F3 − 1
G1G2
+ . . . (3.2)
where,
Fn = Noise Factor of the nth stage and
Gn = Gain of the nth stage.
Linearity Linearity is another important consideration in LNA design because of the consequences
like harmonic distortion, gain compression, intermodulation etc. The system must remain linear while
receiving large input signals as well as weak signals in the presence of strong interferers. Nonlinearity of
systems is generally characterized by its third-order Input Intercept Point (IIP3). IIP3 is proportional
to the ratio of the fundamental and the 3rd order components of the transfer characteristic of the
system.
3.1.2 Impedance Analysis
In this section we derive the impedance matching conditions for the Common-Gate and source degen-
erated Common-Source LNAs.
Common Gate LNA
Figure 3.1 shows the common-gate LNA without any impedance matching network. The input
impedance is
Zin =
1
Gms
(3.3a)
where,
Gms =
2ID/UT√
4IC + 1 + 1
(3.3b)
where, ID is the MOS drain current, IC is the inversion factor of the transistor and UT is thermal
voltage = 25.8 mV.
8
3.1. LNA ANALYSIS AND DESIGN Receiver Design
Figure 3.1: Common Gate LNA without matching network
Figure 3.2: Common Gate input impedance as a function of IC
In figure 3.2 the input impedance is plotted as a function of the inversion factor for multiple values
of drain current. It can be clearly seen that the required value of 50Ω cannot be reached even when
working in weak-inversion or with currents as high as 100µA. This implies that for a small impedance
matching with small source impedances leads to a high power consumption. Thus, the use of an
impedance matching network becomes imperative.
Figure 3.3 shows the common-gate LNA now with the impedance matching network introduced.
The impedance matching network consists of capacitor CS and inductor LS .
Now, the input impedance is given by,
Zin =
1
sCS
+
sLS
1 + sLsGms
. (3.4)
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Figure 3.3: Common Gate LNA with matching network
Let,
Q =
XS
RS
=
RP
XP
=
√
RP
RS
− 1 (3.5)
where,
XP = ω0LS =
1
QGms
(3.6a)
XS =
1
ω0CS
= QRS . (3.6b)
Therefore,
Gms =
1
(1 +Q2)RS
(3.7)
From the above equations, we get the conditions for impedance matching in common-gate LNA.
Gms =
1
(1 +Q2)Zin
(3.8a)
LS =
1
ω0QGms
(3.8b)
CS =
1
ω0QZin
. (3.8c)
Here, we see that by introducing the matching network the requiredGms of the MOS is now reduced
by a factor of 1+Q2. Thus, by choosing a sufficiently high Q we can reduce the power consumption
required to have an impedance match in a common-gate LNA.
10
3.1. LNA ANALYSIS AND DESIGN Receiver Design
Figure 3.4: Inductively Degenerated Common Source LNA
Common Source LNA
Figure 3.4 shows the inductively degenerated LNA. Referring to the small signal model the input
impedance is
Zin =
Gm
CGS
+ s(LS + LG) +
1
sCGS
=
Gm
CGS
+ j
ω2(LS + LG)CGS − 1
ωCGS
. (3.9)
At resonant frequency, the MOS capacitance CGS will be tuned out by the LS and LG. It should be
noted here that LG is required to provide an additional degree of freedom to tune out CGS because
LS is chosen to match the source resistance RS and hence cannot be used to tune out CGS. Thus,
the impedance matching conditions for the common-source LNA are given by,
Gm =
ZinCGS
LS
(3.10a)
CGS =
1
ω2(LS + LG)
. (3.10b)
3.1.3 Noise Analysis
In this section we will do an analysis of the common-gate and common-source LNAs with an aim
of determining their noise-factors as functions of inversion factor of the transistor. To simplify the
analysis we will consider the effect of only thermal noise. Also, we will use simplified small-signal
circuits neglecting induced gate noise and noise due to substrate resistances.
Common Gate LNA
Figure 3.5 shows the small-signal equivalent circuit of the common-gate LNA with the drain noise
source and input voltage noise source also included. Following the standard two-port noise theory as
11
3.1. LNA ANALYSIS AND DESIGN Receiver Design
Figure 3.5: Common Gate LNA equivalent circuit including noise sources
applied to MOS [10], the noise factor F can be defined as,
F , Gneq
Gs
=
Rneq
Rs
. (3.11)
(3.12)
where, Gneq is the total input referred noise conductance andGs is the conductance of the signal source.
From the small-signal circuit, the short circuit output noise current is given by
Inout = ∆InD −Gms∆VS . (3.13)
The total input referred noise voltage is then
Vneq =
∆InD
Gms
−∆VS . (3.14)
The mean square value of Vneq is thus given by
|Vneq|2 = |∆InD|
2
Gms
2 + |∆VS |2. (3.15)
Replacing |∆InD|2 with 4kTBGnD, ∆VS by GmsRsVns and dividing the expression by 4kTB, we get
total input referred noise resistance Rneq
Rneq =
GnD
Gms
Rs +Rs. (3.16)
Now,
GnD = δnD ·Gms (3.17)
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Figure 3.6: Common Gate LNA noise figure as a function of IC
where δnD is the drain thermal noise excess factor.
Therefore, noise factor
F =
Rneq
Rs
= 1 + δnD. (3.18)
δnD is a bias dependent according to [11]
δnD =
2
3
− 1
6
· Gms/Gspec
IC
(3.19)
Expressing Gms as a function of inversion factor IC and substituting for δnD in 3.18, we get
F =
1
3
·
(
5− 1√
4IC + 1 + 1
)
(3.20)
Figure 3.6 shows the variation of the Noise Figure (10· log F) as a function of the MOS inversion
factor. As can be clearly seen that the noise performance is best while operating in weak-inversion.
Common Source LNA
Figure 3.7 shows the small-signal equivalent circuit of the inductively degenerated LNA with the noise
sources included. Following an approach similar to that of common-source LNA we can find the noise
factor of the common-source LNA. Here, we directly present the result. A detailed derivation can be
referred in [10]. The noise factor is given by
F = 1 +
γnDω0
QLωt
(3.21a)
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Figure 3.7: Common Source LNA equivalent circuit including noise sources
where,
QL =
1
ω0RSCGS
(3.21b)
and
γnD = n · δnD (3.21c)
From the above expression for noise factor it is easy to see that it will give a similar variation with
respect to the inversion factor IC as that of the common-gate LNA. However, it must be remarked
here that lower limit of noise figure for common-source LNA is 0 dB vis-a-vis 1.8 dB for common-gate
LNA.
In the due course of this work, power constrained noise optimization (simultaneously with impedance
matching), following the approach in [3] was also attempted. The analysis was done with an aim to
obtain an expression for noise factor and conditions for impedance matching as functions of inversion
factor, given a power constraint. However, the algebraically involved analysis failed to provide a set
of simultaneous equations which could be easily solved to obtain the optimum parameters. Another
attempt was made to derive a continuous expression from weak to strong inversion for noise factor,
considering all thermal, shot and flicker noise sources. However, this analysis too yielded unwieldy
expressions that failed to provide any insight.
3.1.4 Linearity Analysis
As has already been emphasized linearity is an important aspect in LNA design. Linearity perfor-
mance is characterized by the amplitudes fundamental and third order terms of the transfer character-
istic of the LNA. In this section we will do a linearity analysis of the common-gate and common-source
LNAs first considering the MOS in weak and strong inversion operations separately and finally using
the continuous MOS model.
14
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Common Gate LNA
MOS in weak inversion In the case of weak inversion, the nonlinearity is a simple exponential
function.
ID = Ispec · exp
(
VP − VS
UT
)
(3.22)
Assuming a sinewave input is applied to the source and the transistor is in saturation, with VG
being constant, we get,
VS = VSq +A cos(ωt) (3.23)
ID(t) = ID0 · exp
(
−
(
VSq +A cos(ωt)
UT
))
= Iq · exp(x · cos(ωt)) (3.24)
(3.25)
with
Iq = ID0 · exp
(−VSq
UT
)
and
x =
−A
UT
Normalizing the output current to the dc value,
id(t) =
ID(t)
Iq
= exp(x · cos(ωt)) (3.26)
Comparing to the Taylor series expansion of ex, we get the different harmonics as
α1 = 1 (3.27a)
α2 =
1
2
(3.27b)
α3 =
1
6
(3.27c)
MOS in strong inversion The strong inversion nonlinearity function for a MOS is simply a
quadratic function if no short channel effects are considered. This would imply that there would
be no third order terms and the IIP3 would be infinite. To have a more realistic picture, we need to
consider the short channel effects of the MOS. Here, we consider the MOS model accounting only for
velocity saturation effect for the sake of simple analysis.
ID =
qs
2
1 + λc/, qs
(3.28)
15
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where,
qs u
VP − VS
2UT
and
λc ,
2µ0 UT
vsat · L
λc represents the velocity saturation coefficient and is dependent on carrier mobility µ0, carrier satu-
ration velocity vsat and transistor channel length L.
Thus, normalized drain current
id =
(
VP−VS
2UT
)2
1 + λc ·
(
VP−VS
2UT
) (3.29)
Adding sine wave at the source input, such that
VS = VSq +A cos(ωt)
we can write
id = iq · (1− x/vgt)
2
1− λc′ · x/vgt (3.30)
with
x =
A
2UT
,
vgt =
VP − VSq
2UT
and
λc
′ =
λc · vgt
1 + λc · vgt (3.31a)
Defining f(x)= id(t)iq and developing as a Taylor series,
f(x) = 1 + α1′
x
vgt
+ α2′
x
vgt
2
+ α3′
x
vgt
3
+ · · ·
= 1 + α1x+ α2x2 + α3x3 + · · · (3.32)
Thus,
α1 =
λc
′ − 2
vgt
(3.33a)
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α3 =
λc
′(1− λc′)2
vgt3
(3.33b)
Substituting for λc′ in terms of λc and taking λc << 1 for devices with L > 0.1µm [4], we obtain
α1 ∼= −2√
IC
(3.34a)
α3 ∼= λc
IC
(3.34b)
where,
IC = vgt2
Common Source LNA
Following an approach similar to that of common-gate LNA we can do the linearity analysis of
the common-gate LNA. In case of the common source LNA, for the stron inversion operation, the
transistor model accounting for mobility reduction due to vertical field is used to account for the third
order nonlinearity. Here, we directly present the results. A detailed derivation can be referred in [10].
In weak inversion
α1 = 1 (3.35a)
α2 =
1
2
(3.35b)
α3 =
1
6
(3.35c)
In strong inversion
α1 ∼= 1√
IC
(3.36a)
α3 ∼= −θ8 · IC (3.36b)
where, θ is the normalized mobility reduction coefficient.
Linearity Analysis Using The Continuous MOS Model
The normalized current from weak to strong inversion (using continuous EKV MOS model [4],
accounting for both velocity saturation and mobility reduction due to vertical field is given by
id =
ln2
(
1 + exp
(
vP−vS
2
))
1 + ΘvP + λcvP /2
=
ln2
(
1 + exp
(
vP−vS
2
))
1 + σvP
(3.37)
17
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where vP is the normalized pinch-off voltage, Θ is the mobility reduction coefficient, λc is the velocity
saturation coefficient and σ = Θ+ λc/2.
Taking vS = 0 for common source and adding a sine wave at the gate, the normalized current
becomes
id(t) =
iq
ln2(1 + exp(vP /2))
· ln
2
(
1 + exp
(
vP+vin
2
))
1 + σ′vP
(3.38)
with
iq =
ln2(1 + exp(vP /2))
1 + σvP
and
σ′ =
σ
1 + σvP
Defining f(vin) =
id(t)
iq
and developing as a Taylor series we get the coefficients as
α1 = 2
(
ek
ln (1 + ek) (1 + ek)
− σ
)
(3.39a)
α3 = 1/3
−3σ′y3 (ln (y))2 − 3 e2 k (σ′y − 1) + 6 ek ln (y)
(
σ′2y2 + 1/6− 1/6 ek − 1/2σ′ y
)
y3 (ln (y))2
(3.39b)
Here, k = vP /2, x = vin/2, σ′ = 2σ and y = 1 + ek.
The above expressions for α1 and α3 fail to provide any sufficient insight into the linearity behavior.
Thus, we need to study the asymptotes of α1 and α3 in weak and strong inversion. Not surprisingly,
the asymptotes derived from these expressions are the same as the values of α1 and α3 obtained while
considering only weak or strong inversion operation.
The values of α1 and α3 are plotted as functions of inversion factor in Figures 3.8 and 3.10. Alongside,
the figures also show the plots of α1 and α3 obtained from Harmonic Balance simulations using the
EKV MOS model [10]. The match between the expressions obtained using a continuous MOS equation
and reported simulation results proves the validity of the derived expressions.
3.1.5 Design Example
Following the discussion of the preceding sections, we now come up with a design approach for the
optimum design of the LNA. In the current context of front-end for wireless sensor node we will design
a common-gate LNA with impedance matching network.
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Figure 3.8: α1 as a function of IC
Figure 3.9: α1 as a function of IC (simulated) [10]
19
3.1. LNA ANALYSIS AND DESIGN Receiver Design
Figure 3.10: α3 as a function of IC
Figure 3.11: α3 as a function of IC (simulated) [10]
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Design Methodology
From the discussions in section 3.1.2 we find that the input impedance of the LNA is the least while
operating in weak inversion. Thus for impedance matching with small source resistance values like
50Ω, it would be better to be working with low value of inversion factor IC. Similarly, in section 3.1.3
we find that the noise performance of the LNA is best in weak inversion with noise figure being the
lowest there. However, the linearity analysis (section 3.1.4) shows that the better linearity is achieved
in strong inversion. These results lead to the conclusion that the optimum operating point of the LNA
(optimizing noise, linearity and impedance matching) would be somewhere in moderate inversion.
Here follows the design procedure:
1. Given a load Rload, and targeting the design for a dc gain Av, calculate the required source
transconductance Gms using Av = Gms ·Rload.
2. Choose an appropriate inversion factor IC for achieving required noise figure and linearity (mod-
erate inversion) and calculate the drain current ID for the calculated Gms.
3. Knowing ID and IC, size the transistor.
4. For a given source resistance RS (50Ω) determine the Q of the matching network using eqn. 3.8.
5. Determine the values of impedance matching components LS and CS using 3.8.
Example
Using the above approach, here we design a common-source LNA for a gainAv = 20dB, Rload = 100kΩ
and assuming IC=1.
Gms =
Av
Rload
= 100µS
Gms =
2ID/UT√
4IC + 1 + 1
⇒ ID = 4.2µA
∴ W
L
= 8.4
Using eqn. 3.8
Q ∼= 14
LS = 0.26µH
CS = 0.5 pF
3.2 Oscillator Design
The oscillator used in the LMV cell is a cross-coupled LC tank resonator. It is used as a local
oscillator for RF down-conversion. Here we do not do adopt an analytical approach for the oscillator
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and instead refer the results presented in [10]. The design equations for the cross coupled LC oscillator
are given below: The critical transconductance of the diffential MOS pair for sustained oscillations
Gmcrit =
2Cω0
QL
(3.40a)
where
ω0 =
ωLC√
1 + 1
QL
2
with ωLC =
1√
LC
(3.40b)
The transconductance for the fundamental component
Gm(1) = Gm ·
a1(x)
x
(3.40c)
where, x is the normalized amplitude of oscillation and a1(x) is the amplitude of the fundamental
component of oscillation given by,
a1(x) ∼= 2I1(x)
I0(x) + I2(x)
(3.40d)
where In(x) is the modified Bessel function of second type of order n.
Also,
Gmcrit
Gm
=
Icrit
Ib
(3.40e)
Figure 3.12: Gm(1)/Gm vs. oscillation amplitude in cross coupled oscillator
Figure 3.12 shows the variation of Gm(1)/Gm with respect to the normalized oscillation amplitude
x in the cross coupled oscillator.
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3.2.1 Design Example
We now present the design procedure for the cross coupled oscillator following it with an example.
Design Methodology
1. For the targeted technology choose a reasonable value of Q of the LC tank and a reasonable
value of L.
2. Knowing the required frequency of oscillation, determine the capacitor C using 3.40.
3. With 3.40 determine Gmcrit knowing C and QL.
4. To design for a required amplitude of oscillation vin, we first determine x= vin2nUT .
5. Using figure 3.12 determine the ratio Gm(1)/Gm for the value of x calculated in previous step.
6. With 3.40 determine the ratio Icrit/Ib.
7. Since Icrit = 2nUTGmcrit obtain the tail current Ib.
8. With the current and choosing an inversion factor determine W/L.
Example
Using the above design approach we now design a cross coupled LC tank for getting an amplitude
of 300 mV at 433 MHz (ISM band selected as the operating frequency for the sensor node). For the
targeted 0.18 µm standard process QL = 8.8 and L=6.7 nH are reasonable values.
C =
1
2pifLC2L
= 20 pF
Gmcrit =
2Cω0
QL
= 6.18mS
⇒ Icrit = 405µA
x =
300mV
2nUT
∼= 5
Using figure 3.12
Gm(1)/Gm = Icrit/Ib = 0.3
⇒ Ib = 1.35mA
∴W/L ∼= 566
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3.3 Self Oscillating Mixer with LNA
Having designed the LNA and the oscillator separately we now discuss the design of the LMV cell
which would be the front-end of the receiver circuit for the wireless sensor node. However, instead of
designing the LMV cell as presented in [6] and discussed in chapter 2, we will design only the bias
splitting self oscillating mixer (see chapter 2) while replacing the bottom transistors with common
gate LNA. The only foreseeable disadvantage of using this structure instead of the complete LMV cell
is that the gain of this circuit is half that of the the full LMV cell.
3.3.1 Design Considerations
Figure 3.13 shows the LNA-self oscillating mixer (LSOM). In the LSOM the cross coupled LC
oscillator is stacked up on the common gate LNA with the addition of the load resistance Rload and
capacitor Cdiff which acts a short for the LO frequency while acting as an open circuit at the down
converted IF or DC. This requires a careful selection of the value of Cdiff while also satisfying condition
2.1.
Referring back to the design examples for LNA and oscillator we see that the bias current requirement
for the oscillator is much higher (1.35 mA) as compared to that of the LNA (4.2 µA). Since the two
now share the current it is obvious that the current requirement of the oscillator dictates the current
in the circuit and governs the design of the LNA too.
Figure 3.13: LNA-self oscillating mixer
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3.3.2 Design Example
Based on the discussion and observations in the previous section, we now present a unified design
procedure for the LSOM following it up with an example.
Design Methodology
1. For the targeted technology choose a reasonable value of Q of the LC tank and a reasonable
value of L.
2. Knowing the required frequency of oscillation, determine the capacitor C using 3.40.
3. With 3.40 determine Gmcrit knowing C and QL.
4. To design for a required amplitude of oscillation vin, we first determine x= vin2nUT .
5. Using figure 3.12 determine the ratio Gm(1)/Gm for the value of x calculated in previous step.
6. With 3.40 determine the ratio Icrit/Ib.
7. Since Icrit = 2nUTGmcrit obtain the tail current Ib.
8. With the current and choosing an inversion factor determine W/L.
9. Choose an appropriate inversion factor IC for achieving required noise figure and linearity (mod-
erate inversion) of the LNA and calculate Gms for the the drain current ID = Ib/2.
10. Knowing ID and IC, size the LNA transistors.
11. For a given source resistance RS (50Ω) determine the Q of the matching network using eqn. 3.8.
Note that the Gms will be twice the Gms calculated in the previous step.
12. Determine the values of impedance matching components LS and CS using 3.8.
13. Targeting the design for a dc gain Av, calculate the required load knowing the source transcon-
ductance Gms by using Av = Gms ·Rload.
14. Choose an appropriate value of Cdiff using 2.1.
Example
To design the LSOM we start with the design of the oscillator already presented in section 3.2.1 and
using the results directly. From section 3.2.1 we have
f0 = 433MHz
QL = 8.8
L = 6.7nH
C = 20 pF
Gmcrit = 6.18mS
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Icrit = 405µA
x =
300mV
2nUT
∼= 5
Gm(1)/Gm = Icrit/Ib = 0.3
⇒ Ib = 1.35mA
⇒W/L ∼= 566
Using L = 0.18µm,
W ∼= 102µm
Now, using ID = Ib/2 = 675µA and IC=1
Gms = 16mS
Here, we observe that the two LNA transistors will present an input impedance of 1/2 ·Gms = 31.25Ω.
Thus, we can actually do away with the impedance matching network and choose IC appropriately so
that the input impedance is 50Ω. Now,
Gms =
1
50
Ω = 20mS
⇒ IC = 0.4
⇒W/L = 2375
Using L = 0.18µm,
W ∼= 428µm
For gain Av = 20 dB, Rload = 625Ω.
Using 2.1 we get
Cdiff (min.) = 2.27 pF
So, we choose Cdiff = 50 pF .
Figure 3.14 shows the simulation results for the LSOM circuit using LTSPICE. The results show
the oscillator is self oscillating at an amplitude of 300 mV and at the same time is behaving as a mixer
by down converting the 434 MHz input to 1 MHz.
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Figure 3.14: Simulation results for the LSOM showing oscillations
Figure 3.15: Simulation results for the LSOM showing downconversion
27
Chapter 4
Conclusions
4.1 Summary
In this work the design of a new topology for radio front ends has been discussed. The topology
combines LNA, mixer and oscillator in a single stage by sharing current and devices among the three.
The topology is thus attractive for low power applications like wireless sensor nodes which need to be
energy autonomous, operating on energy scavengers like solar cells and piezo-generators.
The report presents a detailed analysis of the common-gate and common-source LNAs considering
all aspects of LNA design- impedance matching, noise and linearity. All the three parameters have been
expressed as functions of MOS inversion factor, with an aim of determining the optimum operating
point optimizing all the parameters at the same time. Continuous expressions for the fundamental
and third harmonic because of nonlinearity, valid from weak to strong inversion have been derived and
have been found to agree with simulation results reported elsewhere. A brief discussion on the design
of cross coupled oscillators has also been presented.
Finally, a unified design approach for the stacked topology has been developed and presented herein.
The design approach has been supported with an example for the design of a 433 MHz receiver and
verified with simulation.
4.2 Future Work To Be Done
Here we list down a few of the possible further analyses that could be done to enhance the under-
standing of the operation of the receiver front-end circuit and to optimize its performance.
• Study the behavior of the circuit by introducing separate current sources for the oscillator so
that the current consumption and hence the size of the LNA is kept to the required minimum.
• Study of the complete LMV cell introducing the additional mixing transistors between the os-
cillator and the LNA.
• Study of the impact of load resistance on downconversion.
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• Study the impact of the various types of the loads (voltage load and virtual ground load) as
discussed in [6].
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